

Japanese Patent Laid-Open Number: Hei 9-51476

(19) Japan Patent Office (JP)

(12) Publication of Unexamined Patent Application (A)

(11) Japanese Patent Laid-Open Number: Hei 9-51476

(43) Laid-Open Date: Heisei 09-02-18 (Feb. 18, 1997)

5

(51)

Int.Cl.⁵ Identification Code Office Reference Number

H 04 N 5/335

H 01 L 27/146

10

H 01 L 31/10

FI

H 04 N 5/335 E

H 01 L 27/14 A

31/10 G

15

Request for Examination: Unrequested

Number of Claims: 9 FD (14 pages in total)

(21) Application Number: Hei 7-318611

(22) Filing Date: Heisei 07-11-13 (Nov. 13, 1995)

20

(31) Priority Claim Number: Hei 7-136839

(32) Priority Date: Heisei 07-06-02 (Jun. 2, 1995)

(33) Priority Claiming Country: Japan (JP)

(71) Applicant: 000236436

25

Hamamatsu Photonics K. K.

1126-1, Ichino-cho, Hamamatsu-shi, Shizuoka-ken

Japanese Patent Laid-Open Number: Hei 9-51476

(72) Inventor: Seiichiro Mizuno

c/o Hamamatsu Photonics K.K.,

1126-1, Ichino-cho, Hamamatsu-shi, Shizuoka-ken

(74) Agent: Patent Attorney; Yoshiki Hasegawa (and three
5 others)

(54) [Title of the Invention] Solid-State Imaging Apparatus

(57) [Abstract]

[Object] To provide a solid-state imaging apparatus which
10 is capable of imaging images with a high SN ratio.

[Construction] In a solid-state imaging apparatus of the
present invention, after an integration operation is
started with an integration circuit 220 by setting a reset
instruction signal R at logical zero, charges stored in a
15 light receiving device 120 are discharged by selecting this
light receiving device. A value of an integration signal
obtained by an integration operation of an integration
circuit 220 is compared with a reference value by a
comparing circuit 230. A capacitance control section 240
20 informs a capacitance instruction signal to a variable
capacitor section 222 of the integration circuit 220 in
response to a comparing result. A feedback loop is formed,
which consists of the integration circuit 220 - the
comparing circuit 230 - the capacitance control section 240
25 - the integration circuit 220. When the value of the
integration signal agrees finally with the reference value

Japanese Patent Laid-Open Number: Hei 9-51476

within resolution, the capacitance control section 240 outputs a value in accordance with the capacitance instruction signal. This value is sequentially read out through a horizontal reading-out section 250.

Japanese Patent Laid-Open Number: Hei 9-51476

[SCOPE OF CLAIMS]

[Claim 1] A solid-state imaging apparatus for imaging a two-dimensional optical image comprising:

5 a light receiving unit including a second number of vertical light receiving sections arranged along a second direction, each of the vertical light receiving sections including a first number of light receiving devices arranged in a first direction, each of the light receiving device being composed of a photoelectric conversion element
10 for converting an input optical signal to a current signal and a switching element, the switching element having a first terminal connected to a signal output terminal of the photoelectric conversion element and a second terminal to output the current signal generated by the photoelectric
15 conversion element in response to a vertical scanning signal, and each of said vertical light receiving sections having a signal output terminal electrically connected to the second terminal of said switching element;

20 a second number of integration circuits for receiving individually an output signal from the corresponding vertical light receiving section, each of the integration circuits enabling, in response to a reset instruction signal, a variable capacitor section either to perform an integration for the current signal output from
25 corresponding vertical light receiving section or not to perform the integration for the current signal, said

Japanese Patent Laid-Open Number: Hei 9-51476

variable capacitor section being connected between input and output terminals of a charge amplifier, and the variable capacitor section varying a capacitance value in response to a capacitance instruction signal;

5 the second number of comparing circuits for comparing an integration signal output from the corresponding integration circuit with a reference value to output a comparing result;

10 the second number of capacitance control sections, each receiving a comparing result signal from the corresponding comparing circuit and for outputting a capacitance instruction signal for informing a capacitance variation value to said variable capacitance in accordance with a value of the comparing result signal, and outputting
15 a first digital signal in response to said capacitance instruction signal when it is judged from said comparing result signal that a value of the integration signal agrees with said reference value at a predetermined resolution; and

20 the second number of horizontal reading-out section, each receiving said first digital signal from the corresponding capacitance control section, and outputting a second digital signal in response to a horizontal scanning signal.

25 [Claim 2] The imaging apparatus according to claim 1, wherein values of the first and second digital signals are

Japanese Patent Laid-Open Number: Hei 9-51476

equal each other.

[Claim 3] The imaging apparatus according to claim 1,
wherein said horizontal reading-out section further
comprises a data conversion section for receiving said
5 first digital signal output from said capacitance control
section and for outputting said second digital signal after
data conversion.

[Claim 4] The imaging apparatus according to claim 3,
wherein said data conversion is an offset cancel.

10 [Claim 5] The imaging apparatus according to claim 3,
wherein said data conversion section comprises a read-only
memory device for receiving said first digital signal at
an address input terminal thereof, performing data
conversion based on data written to a memory section thereof,
15 and outputting said second digital signal from a data output
terminal thereof.

[Claim 6] A solid-state imaging apparatus for imaging a
two-dimensional optical image comprising:

20 a light receiving unit including a second number of
vertical light receiving sections arranged along a second
direction, each of the vertical light receiving sections
including a first number of light receiving devices
arranged in a first direction, each light receiving device
being composed of a photoelectric conversion element for
25 converting an input optical signal to a current signal and
a switching element, the switching element having a first

Japanese Patent Laid-Open Number: Hei 9-51476

terminal connected to a signal output terminal of said photoelectric conversion element and a second terminal to output the current signal generated by said photoelectric conversion element in response to a vertical scanning signal, and each of said vertical light receiving sections having a signal output terminal electrically connected to a second terminal of said switching element;

a second number of integration circuits for receiving individually the output signal from the corresponding vertical light receiving section, each of the integration circuits enabling, in response to a reset instruction signal, a variable capacitor section either to perform an integration for the current signal output from corresponding vertical light receiving section or not to perform the integration for the current signal, said variable capacitor section being connected between input and output terminals of a charge amplifier, and the variable capacitor section varying a capacitance value in response to a capacitance instruction signal;

the second number of comparing circuits, each comparing the value of the integration signal from corresponding one of said integration circuits with a reference value every time when a capacitance value of the variable capacitance of corresponding one of said integration circuits varies and outputting a comparing result as a first serial digital data;

Japanese Patent Laid-Open Number: Hei 9-51476

the second number of capacitance control sections,
each receiving a comparing result signal from corresponding
one of said comparing circuits, and outputting a
capacitance instruction signal for instructing said
5 variable capacitor section according to the value of the
comparing result signal;

the second number of first-in-last-out (FILO)
registers, each sequentially receiving a first serial
digital data from corresponding one of said comparing
10 circuits, and outputting a second serial digital data in
an reverse order to the inputting order;

the second number of processing units, each receiving
sequentially said second serial digital data from
corresponding one of said FILO registers, and outputting
15 a first parallel digital signal after parallel processing;
and

the second number of horizontal reading-out sections,
each receiving a signal from corresponding one of said
processing units, and outputting the signal in response to
20 the horizontal scanning signal.

[Claim 7] The imaging apparatus according to claim 6,
wherein said processing unit further receives said second
serial digital data from a FILO register arranged in an
adjacent vertical light receiving section, and performs
25 computations for adjacent pixels to output a second
parallel digital data to said horizontal reading-out

Japanese Patent Laid-Open Number: Hei 9-51476

section.

[Claim 8] The imaging apparatus according to claim 1 or 6, wherein said integration circuit comprises the charge amplifier of receiving the output signal from the vertical light receiving section, and outputting the amplified signal, and wherein said variable capacitor section comprises:

a third number of capacitance elements;

the third number of first switching elements, each of the first switching elements having a first terminal connected to a first terminal of corresponding one of the capacitance elements and having a second terminal connected to the output terminal of said charge amplifiers, and each first switching element opening/closing in response to said capacitance instruction signal; and

the third number of second switching elements, each of the second switching elements having a first terminal connected to a second terminal of corresponding one of the capacitance elements and having a second terminal connected to a reference potential level terminal, and each second switching element opening/closing in response to a value of the capacitance instruction signal.

[Claim 9] The imaging apparatus according to claim 8, wherein said resolution is equal to $1/2^{(\text{the third number} - 1)}$ of said reference value, and each of the third number of the capacitance elements has a capacitance value satisfying a

Japanese Patent Laid-Open Number: Hei 9-51476

relationship expressed by an equation

$$C_1 = 2C_2 = \cdots = 2^{N-1}C_N$$

where N is the third number.

Japanese Patent Laid-Open Number: Hei 9-51476**[DETAILED DESCRIPTION OF THE INVENTION]****[0001]**

[Technical Field to which the Invention Belongs] The present invention relates to a solid-state imaging apparatus for imaging a two-dimensional optical image input thereto.

[0002]

[Prior Art] The imaging apparatus employing a solid-state image sensor represented by a charge coupled device (hereinafter referred to as a CCD) has been used in various kinds of fields including household videos. However, the CCD has a low charge transfer efficiency. When charges stored in photo diodes occupying comparatively a large light receiving area are handled to be transferred, they are not transferred completely. For such reason, in the specified field, among the solid-state imaging apparatuses, MOS type image sensors have been preferably employed which produce no problem on the charge transfer efficiency.

[0003] Among the MOS type image sensors, the ones for imaging two-dimensional optical images have heretofore adopted the system wherein a single discrete amplifier is provided for a photo diode array having a plurality of two-dimensionally arranged photo diodes, a light detection signal is fetched from each photo diode after it has been amplified by the amplifier. Recent years, the proposals to mount both of a reading-out circuit and a light detection

Japanese Patent Laid-Open Number: Hei 9-51476

device on the same chip and to modify a system of circuit structure have been made, in order to increase an S/N ratio for the light detection signal and to miniaturize the apparatus while utilizing the merits of the MOS image sensors.

[0004] Such representative example of the proposals is the solid-state imaging apparatus disclosed in Japanese Patent Application Laid Open Heisei 4-3588. Fig.6 is a circuit diagram of this solid-state imaging apparatus. As shown in Fig. 6, the apparatus comprises (a) a light receiving unit 930 consisting of an N2 number of vertical light receiving sections 920 arranged in a horizontal direction, each of which is connected to common output lines and is provided with an N1 number of light receiving devices 910 arranged in a vertical direction, each of light receiving devices being composed of a photoelectric conversion element 911 and a switching element 912; (b) integration circuits 940, each being arranged for corresponding one of the vertical light receiving sections 920 to integrate the output therefrom and having a charge amplifier 941; (c) sample-and-hold circuits 950, each sampling/holding the signal from corresponding one of the integration circuits 940; (d) switching circuit 960, each controlling the output/non-output of the signal from corresponding one of the sample-and-hold circuits 950 to the outside; (e) a vertical shift-register 971 for instructing to determine

Japanese Patent Laid-Open Number: Hei 9-51476

the light receiving device to read out the light detection result for the vertical direction; and (f) a horizontal shift-register 972 for instructing to determine the light receiving device to read out the light detection result for the horizontal direction.

[0005] With such constitution, a light detection signal in accordance with a light intensity detected by each light receiving device is output through a video signal wiring 980, and the impedance conversion is conducted by buffer circuits 990.

[0006]

[Problems to be Solved by the Invention] Since the conventional solid-state imaging apparatus was constituted as mentioned above, and the output signal of the sample-and-hold circuit 950 is directly outputted to the video signal wiring 980 through the switch 960, the voltage dividing due to the capacitance of the video signal wiring 980 occurs, and there is a problem that an SN ratio will deteriorate remarkably.

[0007] If the ability of the amplifier used in the buffer circuit 990 is heightened for solving the above problem, since generation of heat will become locally large, the new problem of dark current distribution becoming less uniform will occur.

[0008] Moreover, although the respective offset dispersion exists in each integration circuit since control

Japanese Patent Laid-Open Number: Hei 9-51476

of the offset dispersion is not made with the above conventional technique, a fixed pattern noise occurs at the time of an image construction. In order to correct the fixed pattern noise by the external circuit, high-speed operation becomes necessary, in addition to increase of the hardware scale.

[0009] For solving the above problem, it is possible to arrange an analog-to-digital converter (A/D converter) for every vertical lines. As such an A/D converter, since it is arranged in the shape of an array, it is necessary to satisfy the conditions of (1) small hardware scale, (2) less power consumption, (3) possibility of high-speed operation, and so on. As a typical example of the above-mentioned A/D converter, there is a A/D converter described in Japanese Patent Laid-Open No. Sho 63-246085.

[0010] This A/D converter comprises a capacitor array which consists of N capacitors (capacitance = C, 2C, 4C, ..., $2^{N-1}C$) with the 2^n capacitance ratio (1 : 2 : 4 : ... : 2^{N-1}) and carries out the direct input of the charge amount Q which is the time integrated value of the current generated by light-receiving by the light receiving device, a switch array which controls whether each capacitor constitutes a synthetic capacity, and a comparator which controls ON/OFF of each switch of the switch array. This A/D converter detects the value CX satisfying the following condition

$$Q = CX \cdot V_{ref}$$

Japanese Patent Laid-Open Number: Hei 9-51476

by the combination of the capacitors in the capacitor array
(Vref : reference voltage).

[0011] Namely, the digital code (L_1, \dots, L_N) satisfying
the condition

5
$$CX = L_1 \cdot C + \dots + L_N \cdot 2^{N-1}C$$

is obtained as the analog-to-digital converted value
($L_1, \dots, L_N : 0 \text{ or } 1$)

[0012] However, the following problems occur in adoption
of the above-mentioned A/D converter.

10 [0013] (1) Problem of accuracy: Generally, the pixel area
of two-dimensional image sensors is small, and also the
current integration time becomes short in the case of
dynamic-image collection. Therefore, since the charge
amount Q is small, it is necessary to make capacity of each
15 capacitor of a capacitor array small as much as possible.
On the other hand, when dispersion on manufacture between
two or more capacitor arrays is taken into consideration,
there is a limitation in reduction of the capacity of a
capacitor and low reference voltage will be used. However,
20 if reference voltage is made low, S/N to the noise at every
ON/OFF actuation of the switch at the time of changing the
synthetic capacitor configuration in a capacitor array will
deteriorate.

25 [0014] (2) Problem of parasitic capacitance: In the
technique of Japanese Patent Laid-Open No. Sho 63-246085,
since the charge dividing to the capacitors is a principal

Japanese Patent Laid-Open Number: Hei 9-51476

object, accurate capacitance values of the capacitors are required. However, it is not avoided that the parasitic capacitance accompanying wiring and the junction capacitance in a switch occur. If such an excessive capacity component is set to Δc , it becomes

$$Q = (CX + \Delta c) \cdot V_{ref}.$$

Here, it is expected that Δc may become the value which is equal to the basic capacity of the capacitor array in the case of IC, and therefore, it is difficult to realize the A/D converter with high accuracy in IC.

[0015] The object of the present invention is to provide a solid-state imaging apparatus which is capable of imaging images with a high SN ratio.

[0016]

[Means for Solving the Problems] A solid-state imaging apparatus according to claim 1 which images up a two-dimensional optical image comprises, (a) a light receiving unit composed of a second number of vertical light receiving sections arranged along a second direction, each of which consists of a first number of light receiving devices arranged in a first direction, each light receiving device is composed of a photoelectric conversion element for converting an input optical signal to a current signal and a switching element having a first terminal connected to a signal output terminal of the photoelectric conversion element and a second terminal to provide charges generated

Japanese Patent Laid-Open Number: Hei 9-51476

by the photoelectric conversion element in response to a vertical scanning signal, each of said vertical light receiving sections having a signal output terminal electrically connected to the second terminal of the switching element; (b) a second number of integration circuits for receiving individually the output signal from the corresponding vertical light receiving section, each of which enables, in response to a reset instruction signal, a variable capacitor section either to perform an integration for the current signal output from corresponding one of said vertical light receiving section or not to perform the integration for the current signal, the variable capacitor section being connected between input and output terminals of a current amplifier and varying a capacitance value in response to a capacitance instruction signal; (c) the second number of comparing circuits for comparing an integration signal output from each integration circuit with a reference value to output a comparing result; (d) the second number of capacitance control sections which receive a comparing result signal from each comparing circuit to output a capacitance instruction signal for informing to a variable capacitance in accordance with a value of the comparing result signal, and which outputs a first digital signal in response to the capacitance instruction signal when it is judged, from the comparing result signal, that a value of the integration

Japanese Patent Laid-Open Number: Hei 9-51476

signal agrees with the reference value at a predetermined resolution; and (e) the second number of horizontal reading-out sections, each receiving the first digital signal from corresponding one of the capacitance control sections, and outputting a second digital signal in response to a horizontal scanning signal.

[0017] Here, it is preferable that the values of the first and second digital signals should equal each other for simplicity of the circuit constitution.

[0018] Furthermore, the horizontal reading-out section may be further provided with a data conversion section for receiving the first digital signal output from the capacitance control section and for outputting the second digital signal by data conversion. Here, the data conversion can be applied to the offset cancel. Moreover, the data conversion section may be provided with a read-only memory device which receives the first digital signal in its address input terminal, performs data conversion based on data written to its memory section, and outputs the second digital signal from a data output terminal.

[0019] A solid-state imaging apparatus according to claim 6 which images up a two-dimensional optical image comprises, (a) a light receiving unit composed of a second number of vertical light receiving sections arranged along a second direction, each of which consists of a first number of light receiving devices arranged in a first direction, each light

Japanese Patent Laid-Open Number: Hei 9-51476

receiving device is composed of a photoelectric conversion element for converting a input optical signal to a current signal and a switching element having a first terminal connected to a signal output terminal of the photoelectric conversion element and a second terminal to provide charges generated by the photoelectric conversion element in response to a vertical scanning signal, each of said vertical light receiving sections having a signal output terminal electrically connected to the second terminal of said switching element; (b) a second number of integration circuits for receiving individually the output signal from the corresponding vertical light receiving section, each of which integration circuits enables, in response to a reset instruction signal, a variable capacitor section either to perform an integration for the current signal output from each vertical light receiving section or not to perform the integration for the current signal, the variable capacitor section being connected between input and output terminals of a charge amplifier and varying a capacitance value in response to a capacitance instruction signal; (c) the second number of comparing circuits, each of which compares the value of the integration signal from corresponding one of the integration circuits with the reference value every time when a capacitance value of the variable capacitance of corresponding one of the integration circuits varies, and outputs a comparing result

Japanese Patent Laid-Open Number: Hei 9-51476

as a first serial digital data; (d) the second number of capacitance control sections, each of which receives a comparing result signal from corresponding one of the comparing circuits, and outputs a capacitance instruction signal for instructing the variable capacitor section, according to the value of the comparing result signal; (e) the second number of first-in-last-out (FILO) register, each of which sequentially receives a first serial digital data from corresponding one of the comparing circuits, and outputs a second serial digital data in an reverse order to the inputting order; (f) the second number of processing units, each of which receives sequentially the second serial digital data from corresponding one of the FILO registers, and outputs a first parallel digital signal after parallel processing; and (g) the second number of the horizontal reading-out sections, each of which receives a signal from corresponding one of the processing units, and outputs it in response to the horizontal scanning signal.

[0020] Here, the processing unit may comprise such constitution that it further receives the second serial digital data from a FILO register arranged in an adjacent vertical light receiving section and performs computations for adjacent pixels to output the second parallel digital data to the horizontal reading-out section.

[0021] In the solid-state imaging apparatus according to claim 1 or 6, the integration circuit may comprise a charge

Japanese Patent Laid-Open Number: Hei 9-51476

amplifier for receiving an output signal from the vertical light receiving section and amplifies it to output; and the variable capacitor section may comprise, (1) a third number of capacitance elements; (2) the third number of first switching elements, each of which has a first terminal connected to a first terminal of corresponding one of the capacitance elements and has a second terminal connected to the output terminal of the charge amplifiers, each first switching element opening/closing in response to the capacitance instruction signal; and (3) a third number of second switching elements, each of which has a first terminal connected to a second terminal of corresponding one of the capacitance elements and has a second terminal connected to a reference potential level terminal, each second switching element opening/closing in response to a value of the capacitance instruction signal.

[0022] Here, the resolution is equal to $1/2^{(\text{the third number} - 1)}$ of the reference value. Each of the third number of the capacitance elements has a capacitance value satisfying the following relationship.

$$C_1 = 2C_2 = \dots = 2^{N-1} C_N \dots (1)$$

where N denotes third number.

[0023] In the solid-state imaging apparatus according to Claim 1, first, the reset instruction signal R is set to be truth (hereinafter, referred to as logical one), and the vertical scanning signal is set in order that it does

Japanese Patent Laid-Open Number: Hei 9-51476

not select any light receiving device. At this situation, the reset instruction signal R is set to be false (hereinafter, referred to as logical zero) to make each integration circuit start an integration operation.

5 [0024] The capacitance control section generates the capacitance instruction signal upon receipt the comparing result such that the value of the output signal from the integration circuit becomes approximately equal to the reference value, and informs it to the variable capacitor
10 section of the integration circuit. The variable capacitance section supplied with the capacitance instruction signal varies the capacitance thereof according to the instruction. The value of the integration signal varies according to the capacitance variation in the
15 variable capacitor section, and the integration signal after having varied its capacitance is again input to the comparing circuit. Thus, a feedback loop composed of the integration circuit, the comparing circuit, and the capacitance control section is constituted. Finally, the
20 value of the integration signal agrees with the reference value within the resolution.

25 [0025] Next, the vertical scanning signal is output, which renders only the switching element of the light receiving device of each vertical light receiving section to be ON state, the light receiving device being first selected in the vertical scanning. When the switching element is

Japanese Patent Laid-Open Number: Hei 9-51476

rendered to be ON state, the charges that have been stored in the photoelectric conversion element by light receiving are output from the light receiving unit as the current signal. Then, the charges flow into the variable capacitor section which is set at the initial capacitance value, and the integration signal as a result of the integration by the integration circuit is input to the comparing circuit. In the comparing circuit, the value of the integration signal is compared with the reference value. The comparing result is input to the capacitor control section as binary one-bit digital signal. On the other hand, the one-bit digital signal is input to the FILO register as the first serial digital data and is stored therein. Here, since the variable capacitor section is connected between the input and output terminals of the charge amplifier, the capacitance value of the variable capacitor section can be set with a high accuracy. Therefore, it will be possible to increase a noise resistance.

[0026] The capacitance control section outputs the first digital signal having the value in accordance with the capacitance instruction signal produced when the value of the integration signal agrees with the reference value within the resolution. The first digital signal output from the capacitance control section is input to the horizontal reading-out section, so that the second digital signal in accordance with the first digital signal is

Japanese Patent Laid-Open Number: Hei 9-51476

sequentially selected alternatively by setting the horizontal scanning signal. Thus, the second digital signal is sequentially read out as the detection signal in accordance with the light receiving device, first selected
5 in the vertical scanning, of each vertical light receiving section.

[0027] It should be noted that the vertical scanning signal is set such that it does not select any light receiving device at the time when it is presumed that the
10 photoelectric conversion element of the light receiving device has completed discharging the charges stored therein, the light receiving device being first selected in the vertical scanning.

[0028] When the sequential reading-out of the detection
15 signal in response to the charges of the light receiving device, first selected in the vertical scanning, of the vertical light receiving section has completed, the reset instruction signal is rendered to be logical one.

[0029] Next, the reset instruction signal is again
20 rendered to be logical zero and the value of the variable capacitor is rendered to be the initial value. Thereafter, the vertical scanning signal is output, which renders only the switching element of the light receiving device, secondly selected in the vertical scanning, of the vertical
25 light receiving section to be ON state. When this switching element is rendered to be ON state, the charges that has

Japanese Patent Laid-Open Number: Hei 9-51476

been stored in the photoelectric conversion element by light receiving are output from the light receiving section as the current signal.

5 [0030] Afterward, similar to the case of the light receiving device, first selected in the vertical scanning, of the vertical light receiving section, the detection signal in accordance with the charges of the light receiving device, secondly selected in the vertical scanning, of the vertical light receiving section is sequentially read out.

10 [0031] Subsequently, while sequentially designating the light receiving device of each vertical light receiving section, similar to the light receiving device, first selected in the vertical scanning, of each vertical light receiving section, the detection signal in accordance with
15 the charges of the light receiving device of each vertical light receiving section is sequentially read out. Thus, the image data of the optical image input to the light receiving section is collected.

20 [0032] If the horizontal reading-out section directly outputs the first digital signal, the data of the first digital signal will agree with that of the second digital signal. With adoption of such system, the circuit of the horizontal reading-out section can be constituted of only switching elements.

25 [0033] Furthermore, if the horizontal reading-out section further comprises a data conversion section which receives

Japanese Patent Laid-Open Number: Hei 9-51476

the first digital signal output from the capacitance control section and outputs the second digital signal after data conversion, the second digital signal having an output data value can be obtained by properly processing the data value of the first digital signal. For example, by performing the data conversion in the manner of offset removing, data with a high accuracy from which offset is removed can be obtained. The read-only memory device (ROM) should be preferably used as such data conversion section, which receives the first digital signal at its address input terminal, performs data conversion based on data written to a memory section, and outputs the second digital signal from a data output terminal. As a result, the second digital signal from which the offset value is removed can be obtained.

[0034] Furthermore, the integration circuit may comprise a charge amplifier which receives an output signal from the vertical scanning section and amplifies it to output; and the variable capacitor section may comprise (1) the third number of capacitance elements, one terminal of each capacitance element being connected to the input terminal of corresponding one of the charge amplifiers for receiving the output signal from the vertical light receiving device; (2) the third number of first switching elements for opening/closing in accordance with the value of the capacitance instruction signal, one terminal of each first

Japanese Patent Laid-Open Number: Hei 9-51476

switching element being connected to the other terminal of
corresponding one of the capacitance elements and the other
terminal thereof being connected to the output terminal of
corresponding one of the charge amplifiers; and (3) the
5 third number of second switching elements for
opening/closing in accordance with the capacitance
instruction signal, one terminal of each of the second
switching elements being connected to the other terminal
of corresponding one of the capacitance elements and the
10 other terminal thereof being connected to the reference
potential level terminal.

[0035] In this case, the capacitance control section
serves to output the signal to control the opening/closing
of the first and second switching elements. Thus, the
15 capacitance control section controls the value of the
variable capacitor section by controlling the
opening/closing of the first and second switching elements.

[0036] The values of the third number of the capacitance
elements should preferably satisfy the relationship
20 expressed by the following equation, in order to set the
resolution to be equal to $1/2^{(\text{third number} - 1)}$ of the reference
value.

$$C_1 = 2C_2 = \dots = 2^{N-1}C_N \quad \dots (1)$$

where N denotes the third number. With such constitution,
25 when the capacitance control section controls the
opening/closing of the first and second switching elements

Japanese Patent Laid-Open Number: Hei 9-51476

using first the capacitance element having the larger capacitance value and the comparing circuit makes sequentially the comparison of the value of the integration signal with the reference value, it will be possible to
5 determine the accuracy of the resolution $1/2^N$ with the third number of capacitance instructions.

[0037] In the solid-state imaging apparatus according to claim 6, first, the reset instruction signal is set to be logical one, and the vertical scanning signal is set at a
10 situation such that any light receiving device is not selected for outputting a signal. At this situation, the reset instruction signal R is set at logical zero, so that each integration circuit starts to perform its integration operation.

15 [0038] Next, the vertical scanning signal is output, which renders only the switching element of the light receiving device, first selected in the vertical scanning, of each vertical light receiving section to be ON state. When the switching element is rendered to be ON state, the charges
20 which have been stored in the photoelectric conversion element by light receiving are output from the light receiving unit as the current signal. Then, the charges flows into the variable capacitor section, the capacitance value of which is set at the initial value. The integration
25 signal obtained by integration of the integration circuit is input to the comparing circuit so that the value of the

Japanese Patent Laid-Open Number: Hei 9-51476

integration signal is compared with the reference value.
The comparing result signal is input to the capacitance
control section. Here, since the variable capacitor
section is connected between the input and output terminals
5 of the charge amplifier, the capacitance value of the
variable capacitor section can be set at a sufficient
accuracy. It is possible to increase noise resistance for
the solid-state imaging apparatus.

[0039] The capacitance control section generates the
10 capacitance instruction signal such that the value of the
output signal from the integration circuit becomes
approximately equal to the reference value, in accordance
with the value of the comparing result signal, and informs
it to the variable capacitor section of the integration
15 circuit. The variable capacitor section supplied with the
capacitance instruction signal varies its capacitance
value according to the instruction. The value of the
integration signal varies in response to the capacitance
variation of the variable capacitor section, and the
20 integration signal after having varied its value is again
input to the comparing circuit. Then, every time when the
variable capacitor section varies its capacitance value,
the first serial digital data is sequentially input from
the comparing circuit to the FILO register to be stored
25 therein.

[0040] Thus, the feedback loop composed of the integration

Japanese Patent Laid-Open Number: Hei 9-51476

circuit - the comparing circuit - the capacitance control section - the integration circuit is constituted, and finally the value of the integration signal agrees with the reference value within the range of resolution.

5 [0041] In the event that the variable capacitor section consists of the capacitance elements having the mutual relationship expressed by the equation (1), the capacitance value of the variable capacitor section should be sequentially determined by the capacitance control section
10 in view of contribution/non-contribution of the capacitance having the maximum capacitance value C_1 to the synthesized capacitance. In this case, the signal from the most significant bit MSB to the least significant bit LSB is sequentially output from the comparing circuit as the
15 first serial digital data.

[0042] When the value of the integration signal agrees with the reference value within the resolution, the processing unit read out the second serial digital data from the FILO register in the reverse bit order to that of the first serial
20 digital data, and output them as the first parallel digital data. The first parallel digital signal output from the processing unit is input to the horizontal reading-out section. The second digital signal according to the first digital signal is sequentially and alternatively selected
25 by setting the horizontal scanning signal to be sequentially read out as the detection signal according to

Japanese Patent Laid-Open Number: Hei 9-51476

the charges in the light receiving device, first selected in the vertical scanning, of each vertical light receiving section.

5 [0043] It should be noted that the vertical scanning signal is set such that any light receiving device is not selected at the time when the charges in the photoelectric conversion element of the light receiving device, first selected in the vertical scanning, are assumed to be discharged completely.

10 [0044] When sequential reading-out of the detection signal according to the charges in the light receiving device, first selected in the vertical scanning, of the vertical light receiving section is completed, the reset instruction signal is rendered to be logical one.

15 [0045] Next, the reset instruction signal is rendered to be logical zero again, and the capacitance value of the variable capacitor section is set to be initial. Thereafter, the vertical scanning signal is output, which renders only the switching element of the light receiving device, secondly selected in the vertical scanning, of each
20 vertical light receiving section to be ON state. When the switching element is rendered to be ON state, the charges which have been stored in the photoelectric conversion element by light receiving are output from the light
25 receiving unit as the current signal.

[0046] Afterward, similar to the case of the light

Japanese Patent Laid-Open Number: Hei 9-51476

receiving device, first selected in the vertical scanning, of the vertical light receiving section, the detection signal according to the charges of the light receiving device, secondly selected in the vertical scanning, of the vertical light receiving section is sequentially read out.

[0047] Subsequently, while sequentially designating the light receiving device of each vertical light receiving section, similar to the case of the light receiving device, first selected in the vertical scanning, of each vertical light receiving section, the detection signal according to the charges in the light receiving device of each vertical light receiving section is sequentially read out, whereby the image data of the optical image input to the light receiving section is collected.

[0048] Here, it is possible that the processing unit further receives the second serial digital data from the FILO register corresponding to the adjacent vertical light receiving section, and computes for adjacent pixels, for example, performs contour extraction computation, to output the second parallel digital data to the horizontal reading-out section.

[0049]

[Embodiments of the Invention] Embodiments of the solid-state imaging apparatus of the present invention will be described with reference with the accompanying drawings. It should be noted that the same reference numeral are given

Japanese Patent Laid-Open Number: Hei 9-51476

to the same components in the different embodiments, and the repeated descriptions will be omitted.

[0050] (First Embodiment) Fig. 1 is a circuit diagram showing a constitution of a solid-state imaging apparatus of a first embodiment of the present invention. Referring to Fig. 1, the apparatus of the first embodiment comprises (a) a light receiving unit 100 composed of an N2 number of vertical light receiving sections 110 arranged along a second direction (hereinafter referred to as a horizontal direction), each of which consists of an N1 number of light receiving devices 120 arranged in a first direction (hereinafter referred to as a vertical direction), each light receiving device being composed of a photoelectric conversion element 130 for converting a input optical signal to a current signal and a switching element 140 connected to the signal output terminal of the photoelectric conversion element 130 to provide the current signal generated by the photoelectric conversion element 130 in response to a vertical scanning signal V_i ($i = 1$ to $N1$), the signal output terminal of each switching element 140 being electrically connected to one another; (b) a signal processing unit 200 having the N2 number of horizontal signal processing sections 210_j , each of which receives an output signal from corresponding one of the vertical light receiving sections 110_j ($j = 1$ to $N2$) to output the signal after processing it alternatively in

Japanese Patent Laid-Open Number: Hei 9-51476

response to a horizontal scanning signal H_j ; and (c) a timing control unit 300 for informing instruction signals on operation timings to the light receiving unit 100 and the signal processing unit 200.

5 [0051] Each of the horizontal signal processing sections 210, comprises (1) a integration circuit 220 which receives the output signal from the vertical light receiving section 110, and performs, in accordance with the reset instruction signal R, either to integrate the output signal as a current
10 signal at a variable capacitor section 222 connected between input and output terminals thereof when a reset instruction signal R is in logical zero or to integrate no output signal therein when it is in logical one; (2) a comparing circuit 230 which compares an integration signal
15 V_s provided from the integration circuit 220 with the reference value V_{REF} to output the comparing result; (3) a capacitance control section 240 which receives a comparing result signal V_c from the comparing circuit 230 and outputs a capacitance instruction signal C for informing to the
20 variable capacitor section 222 according to the value of the comparing result signal V_c , the capacitance control section 240 outputting a digital signal D1 according to the capacitance instruction signal C when it is detected that the value of the integration signal V_s and the reference
25 value V_{REF} are in accord with each other at a predetermined resolution with reference to the comparing result signal

Japanese Patent Laid-Open Number: Hei 9-51476

V_c ; and (4) a horizontal reading-out section 250 which receives the digital signal D1 from the capacitance control section 240 to generate a digital signal D2 indicating the data value obtained by removing the previously set offset value from the data value shown by the digital signal D1, and outputs the digital signal D2 according to the horizontal scanning signal H_j .

[0052] The integration circuit 220 comprises (1) a charge amplifier 221 which receives the output signal from the vertical light receiving section 110_j to amplify the charges of the current signal output from the vertical light receiving section 110_j; (2) the variable capacitor 222 having one terminal connected to an input terminal of the charge amplifier 221 and the other terminal connected to an output terminal thereof; and (3) a switching element 223 having a first terminal connected to the input terminal of the charge amplifier 221 and a second terminal connected to the output terminal thereof, which is rendered to be ON state when the reset instruction signal R is in logical one and is rendered to be OFF state when the reset instruction signal R is in logical zero.

[0053] Fig. 2 is a circuit diagram showing the integration circuit 220, in which the variable capacitor section 222 is illustrated particularly in detail. It should be noted that in Fig. 2, the integration circuit provided with an analog/digital converting function having a resolution of

Japanese Patent Laid-Open Number: Hei 9-51476

$1/2^3 = 1/8$ and this embodiment will be hereinafter described using this integration circuit.

[0054] As shown in Fig. 2, the variable capacitor section 222 comprises (1) capacitor elements C1 to C4, each having a first terminal connected to the input terminal of the charge amplifier 221 for receiving the output signal from the vertical light receiving section 110_j; (2) switching elements SW11 to SW14, each having a first terminal connected to a second terminal of corresponding one of the capacitor elements C1 to C4 and a second terminal connected to the output terminal of the charge amplifier 221, and each performing a switching operation according to values of the corresponding signals C₁₁ to C₁₄ of the capacitance instruction signal C; and (3) switching elements SW21 to SW24, each having a first terminal connected to a second terminal of corresponding one of the capacitor elements C1 to C4 and the other terminal connected to the GND level, and each performing a switching operation according to values of the corresponding signals C₂₁ to C₂₄ of the capacitance instruction signal C. It should be noted that the capacitance values C₁ to C₄ of the capacitor elements C1 to C4 satisfy the following relationship.

$$C_1 = 2C_2 = 4C_3 = 8C_4 \quad \dots (2)$$

$$C_1 + C_2 + C_3 + C_4 = C_0 \quad \dots (3)$$

[0055] Horizontal reading-out section 250 comprises (1) a read-only memory device (ROM) 251 for receiving the

Japanese Patent Laid-Open Number: Hei 9-51476

digital signal D1 output from the capacitance control section 240 at its address input terminal to perform a data conversion based on data written to its memory section and for outputting the digital signal D2 from its data output terminal; and (2) a switching element 252 for receiving the digital signal D2 from the ROM 251 at its one terminal and for switching from its ON state to OFF state and vice versa in response to the instructions of the horizontal scanning signal H_j .

[0056] The timing control unit 300 comprises, (1) a basic timing section 310 for generating a basic timing signal; (2) a vertical shift-register 320 for generating a vertical scanning signal V_i according to the vertical scanning instruction informed from the basic timing section 310; (3) a horizontal shift-register 330 for generating the horizontal scanning signal H_j according to the horizontal scanning instruction informed from the basic timing section 310; (4) and a control signal section 340 for generating the reset instruction signal R according to the basic timing informed from the basic timing section 310.

[0057] The solid-state imaging apparatus of this embodiment of the present invention collects optical image data supplied to the light receiving unit 100 as in the following manner. Fig. 3 shows drawings for explaining operations of the solid-state imaging apparatus of this embodiment.

Japanese Patent Laid-Open Number: Hei 9-51476

[0058] In the solid-state imaging apparatus of this embodiment, first, the reset instruction signal R is rendered to be set at logical one, thereby rendering all of the switching elements SW11 to SW14 to be ON state and all of the switching elements SW21 to SW24 to be OFF state. Thus, the capacitance value between the input and output terminals of the charge amplifier 221 is set to be C_0 . At the same time, the vertical scanning signal V_i is set so as not to select all of the light receiving devices $120_{i,j}$, that is, all of the switching elements 140 are set to be OFF state. In this situation, though the reset signal R is set to be logical zero, each integration circuit 220 starts to perform the integration operation.

[0059] Next, the vertical scanning signal V_1 is output which renders only the switching element 140 of the first light receiving device $120_{1,j}$ on the vertical scanning for each vertical light receiving section 110_j to be ON state. When the switching element 140 is rendered to be ON state, the charges stored in the photoelectric conversion element 130 by the light receiving until that time are provided from the light receiving unit 100 as the current signal. Then, the charges Q flows into the variable capacitor section 222 set at the capacitance value C_0 that is the initial value (see Fig. 3(a)).

[0060] Subsequently, the capacitance control section 240 opens the switching elements SW12 to SW13 and then closes

Japanese Patent Laid-Open Number: Hei 9-51476

the switching elements SW22 to SW24 (see Fig. 3(b)). As a result, the integration signal V_s outputs the voltage value which is expressed by the equality

$$V_s = Q/C_1.$$

5 This voltage value is supplied to the comparing circuit 230 to be compared with the reference voltage value V_{REF} .

[0061] When V_s is higher than V_{REF} , the capacitance control section 240 opens the switching element SW22 upon receipt the comparison result from the comparing circuit 230.

10 Thereafter, the capacitance control section 240 closes the switching element SW12 (see Fig. 3(c)). As a result, the integration signal V_s outputs the voltage value expressed by

$$V_s = Q / (C_1 + C_2).$$

15 This voltage value is supplied to the comparing circuit 230 to be compared with the reference voltage value V_{REF} .

[0062] Moreover, when V_s is lower than V_{REF} , the capacitance control section 240 opens the switching elements SW11 and SW22 upon receipt of the comparing result from the comparing circuit 230, and then closes the switching elements SW12 and SW21 (see Fig. 4(b)). As a result, the integration signal V_s outputs the voltage value expresses by

$$V_s = Q / C_2.$$

25 This voltage value is supplied to the comparing circuit 230 to be compared with the reference voltage value V_{REF} .

[0063] Afterward, in the similar manner, the comparison

Japanese Patent Laid-Open Number: Hei 9-51476

and the capacitance setting, that is, the ON/OFF controls for the switching elements SW11 to SW14 and SW21 to SW24, are sequentially performed by the feedback loop composed of the integration circuit 220 - the comparing circuit 230 - the capacitance control section 240 - the integration circuit 220, so that the capacitance value by the capacitance elements C1 to C4 are controlled. When the capacitance controls are completed for all of the capacitance elements C1 to C4, the capacitance control section 240 outputs the digital signal D1 to the horizontal reading-out section 250, the digital signal D1 being in accordance with the final capacitance setting.

[0064] In the horizontal reading-out section 250, the digital signal D1 is supplied to the address input terminal of the ROM 251, data conversion is performed based on data written to the memory section of the ROM 251, and the digital signal D2 is output from the data output terminal of the ROM 251 to the switch element 252. Subsequently, by setting the horizontal scanning signal H_j , the output of each ROM 251 is sequentially selected so that the detection signal according to the charges in the selected first light receiving device $120_{1,j}$, by the vertical scanning, of each vertical light receiving section 110_j is sequentially read out.

[0065] As a result, since the digital signal D2 is output from the switching element 252, voltage dividing by means

Japanese Patent Laid-Open Number: Hei 9-51476

of the capacitance of the video signal wiring 400 removes the influence as in case of an analog signal. Moreover, an analog-to-digital converter which has been needed externally to be provided is unnecessary.

5 [0066] It is should be noted that the vertical scanning signal V_1 is set such that the light receiving device is not selected at the time when the photoelectric conversion element of the light receiving device first selected in the vertical scanning completes discharging of the charges
10 stored therein.

[0067] When the sequential reading-out from the light receiving device $120_{1,j}$ of the vertical light receiving section 110_j is completed, the light receiving device $120_{1,j}$ being first selected in the vertical scanning, the reset
15 instruction signal R is rendered to be logical one.

[0068] Next, the reset instruction signal R is rendered to be logical zero again and the capacitance value of the variable capacitor section 222 is set to be the initial value C_0 . Thereafter, the vertical scanning signal V_2 is
20 output, which renders only the switching element 140 of the light receiving device $120_{2,j}$ of each vertical light receiving section 110_j to be ON state, the switching element 140 of the light receiving device $120_{2,j}$ being secondly selected in the vertical scanning. When the switching
25 element 140 is rendered to ON state, the charges stored in the photoelectric conversion element 130 by received light

Japanese Patent Laid-Open Number: Hei 9-51476

until the switching element 140 is rendered to ON state is output from the light receiving unit as the current signal.

[0069] Afterward, the detection signal in accordance with the charges of the light receiving device $120_{2,j}$, secondly selected in the vertical scanning, of the vertical light receiving section 110_j is sequentially read out, in the similar manner to the case of the light receiving device $120_{1,j}$, first selected in the vertical scanning, of the vertical light receiving section 110_j .

[0070] Subsequently, while sequentially designating the light receiving device $120_{i,j}$ of each vertical light receiving section 110_j , the detection signal according to the charges in the light receiving device $120_{i,j}$ of each vertical light receiving section 110_j is sequentially read out, in the same manner as the case of the light receiving device $120_{1,j}$ of each vertical light receiving section 110_j , which is first selected in the vertical scanning. Thus, the image data of the optical image supplied to the light receiving unit is collected.

[0071] (Second Embodiment) The solid-state imaging apparatus of the second embodiment of the present invention comprises an integration circuit 220 having a different constitution from that of the imaging apparatus of the first embodiment. In the imaging apparatus of this embodiment, a high S/N is secured when charges stored in the photoelectric conversion element 130 is extremely a little.

Japanese Patent Laid-Open Number: Hei 9-51476

[0072] Fig. 4 is a circuit diagram showing the integration circuit 290. Referring to Fig. 4, the integration circuit 290 comprises (1) a charge amplifier 221 for receiving an output signal from a vertical light receiving section 110,
5 to amplify charges of the current signal supplied therefrom; (2) a variable capacitor section 229 having one terminal connected to an input terminal of the charge amplifier 221 and the other terminal connected to an output terminal thereof; and (3) a switching element 223 having
10 one terminal connected to the input terminal of the charge amplifier 221 and having the other terminal connected to the output terminal thereof, the switching element 223 being rendered to be ON state when a reset instruction signal R is logical one and being rendered to be OFF state
15 when it is logical zero.

[0073] The variable capacitor section 229 further comprises, in addition to the variable capacitor section 222, (1) switching elements SW31 to SW33, each of first
20 terminals of which is connected to corresponding one of terminals of capacitance elements C1 to C3 connected to the input terminal of the charge amplifier 221, and each of second terminals of which is connected to the input terminal of the charge amplifier 221 for receiving the output signal from the vertical light receiving section 110;
25 and (2) switching elements SW41 to SW43, each of first terminals of which is connected to corresponding one of the

Japanese Patent Laid-Open Number: Hei 9-51476

capacitance elements C1 to C3 connected to the input terminal of the charge amplifier 221, and each of second terminals of which is in common connected to a GND level. From the capacitance control section 240, signals C₃₁ to C₃₃, and C₄₁ to C₄₃ are further supplied to the switching elements SW31 to SW33, and SW41 to SW43, which serve to control the ON/OFF operations of these switching elements.

[0074] The imaging apparatus of this embodiment collects the optical image data supplied to the light receiving unit 100 in the following manner.

[0075] In the solid-state imaging apparatus of this embodiment, first, the reset instruction signal R is rendered to be logical one, and the switching elements SW11 to SW14, and SW41 to SW43 are collectively rendered to ON state. At the same time, the switching elements SW21 to SW24, and SW31 and SW33 are collectively rendered to be OFF state. Thus, the capacitance value between the input and output terminals of the charge amplifier 221 is set to equal to C₄, and the vertical scanning signal V_i is set such that the any light receiving device 120_{i,j} is not selected, that is, all of the switching elements 140 are rendered to be OFF state. In such situation, the reset instruction signal R is set to be logical zero so that each integration circuit 220 starts to perform the integration operation.

[0076] Next, the vertical scanning signal V_i is output which renders only the switching element 140 of the light

Japanese Patent Laid-Open Number: Hei 9-51476

receiving device 120_{1,j}, first selected in the vertical scanning, of each vertical light receiving section 110_j to be ON state. When the switching element 140 is rendered to be ON state, the charges stored in the photoelectric conversion element 130 by the light receiving are output

5 from the light receiving unit 100 as the current signal. Then, the charges Q flow into the variable capacitor section 229 set at the capacitance value C₄ of the initial value.

[0077] At this time, the integration signal V_s outputs the

10 voltage value expressed by

$$V_s = Q/C_4.$$

[0078] Next, after the switching elements SW41 to SW43 are rendered to be OFF state, the switching elements SW31 to SW33 are rendered to be ON state. Since the voltage

15 relationship across both terminal of the capacitance elements C1 to C3 makes no change though the switching elements SW41 to SW43, and SW31 to SW33 are switched described above, the value of the integration signal V_s is not varied. Thus, total quantity of the charges generated

20 in the capacitance elements C1 to C4 becomes

$$Q' = Q \cdot (C_0/C_4).$$

Specifically, the charges of (C₀/C₄) times that in the first embodiment will be stored.

[0079] Afterward, similar to the first embodiment, the

25 optical image data supplied to the light receiving unit 100 is collected. Consequently, the S/N can be secured when

Japanese Patent Laid-Open Number: Hei 9-51476

the charges stored in the photoelectric conversion element 130 are extremely a little.

[0080] (Third Embodiment) Fig. 5 is a circuit diagram of a solid-state imaging apparatus of the third embodiment of the present invention. Referring to Fig. 5, the imaging apparatus of the third embodiment comprises, (a) a light receiving unit 100 composed of an N2 number of vertical light receiving sections 110 arranged along a second direction (hereinafter referred to as a horizontal direction), each of which consists of N1 species of light receiving devices 120 arranged in a first direction (hereinafter referred to as a vertical direction), each light receiving device being composed of a photoelectric conversion element 130 for converting a input optical signal to a current signal and a switching element 140 connected to the signal output terminal of the photoelectric conversion element 130 to provide the current signal generated by the photoelectric conversion element 130 in response to a vertical scanning signal V_i ($i = 1$ to $N1$), the signal output terminal of each switching element 140 being electrically connected to one another; (b) a signal processing unit 500 having horizontal signal processing sections 510_j , each of which receives an output signal from corresponding one of the vertical light receiving sections 110_j ($j = 1$ to $N2$) to output the signal after processing it alternatively in response to a

Japanese Patent Laid-Open Number: Hei 9-51476

horizontal scanning signal H_j ; and (c) a timing control unit 300 for informing instruction signals on operation timings to the light receiving unit 100 and the signal processing unit 200.

5 [0081] Each of the horizontal signal processing sections 510_j comprises (1) a integration circuit 220 which receives the output signal from the vertical light receiving section 110_j and enables variable capacitance section 222, in accordance with the reset instruction signal R, either to
10 integrate the current signal output from the vertical light receiving section 110_j, when a reset instruction signal R is in logical zero or to integrate no output signal when it is in logical one, the variable capacitor section 222 being connected between the input and output terminals
15 thereof; (2) a clamp circuit 521 for removing noises superposed on a signal V_s ' output from the integration circuit 220; (3) a comparing circuit 230 which compares each integration signal V_s provided from the clamp circuit 521 with the reference value V_{REF} to output the comparing result;
20 (4) a capacitance control section 240 which receives a comparing result signal V_c of one bit two level signal from the comparing circuit 230 and outputs a capacitance instruction signal C for informing to the variable capacitor section 222 according to the value of the
25 comparing result signal V_c ; (5) a FILO register 522 which receives sequentially the comparing result signal V_c as

Japanese Patent Laid-Open Number: Hei 9-51476

serial digital data output from the comparing circuit 230 to output serial digital data in the opposite order to that of the input order; (6) a processing unit 523 which receives sequentially the serial digital data from the FILO register 522 in the same section and the serial digital data from the FILO register 522 in the adjacent section and performs paralleling after computation to output a first parallel digital signal; and (7) a horizontal reading-out switch 252 which receives the parallel digital signal from the processing unit 523 to output a digital signal according in response to the horizontal scanning signal H_j .

[0082] The imaging apparatus of this embodiment collects the optical image data supplied to the light receiving unit 100, in the following manner.

[0083] The imaging apparatus of this embodiment collects the optical image data supplied to the light receiving unit 100, in the following manner.

[0084] In the solid-state imaging apparatus of this embodiment of the present invention, similar to the first embodiment, the reset instruction signal R is rendered to be logical one, and the switching elements SW11 to SW14 are collectively rendered to be ON state. At the same time, the switching elements SW21 to SW24 are collectively rendered to be OFF state. Thus, the capacitance value between the input and output terminals of the charge amplifier 221 is set to be C_0 , and the vertical scanning

Japanese Patent Laid-Open Number: Hei 9-51476

signal V_i is set so that any light receiving device $120_{i,j}$ is not selected, that is, all switching elements 140 are rendered to be OFF state. In this situation, the reset instruction signal R is set to be logical zero so that each integration circuit 220 starts to perform the integration operation.

[0085] Next, similar to the first embodiment, the vertical scanning signal V_1 is output which renders only the switching element 140 of the light receiving device $120_{1,j}$, first selected in the vertical scanning, of each vertical light receiving section 110_j to be ON state. When the switching element 140 is rendered to be ON state, the charges which have been stored in the photoelectric conversion element 130 by light receiving are output from the light receiving unit 100 as the current signal. Then, the charges Q flow into the variable capacitor section 222 which is set to be capacitance value C_0 that is an initial value.

[0086] Subsequently, similar to the case of the first embodiment, the capacitance control section 240 open the switching elements SW12 to SW13 and then close the switching elements SW22 to SW24. As a result, the integration signal V_s outputs the voltage value expressed by

$$V_s = Q/C_1.$$

This voltage value is input to the comparing circuit 230 to be compared with the reference voltage value V_{REF} .

Japanese Patent Laid-Open Number: Hei 9-51476

[0087] When V_s is higher than V_{REF} , the capacitance control section 240 further opens the switching element SW22 upon receipt of the comparing result, and then closes the switching element SW12. As a result, the integration signal V_s output the voltage value expressed by

$$V_s = Q / (C_1 + C_2).$$

This voltage value is input to the comparing circuit 230 to be compared with the reference voltage value V_{REF} .

[0088] Furthermore, when V_s is lower than V_{REF} , the capacitance control section 240 further opens the switching elements SW11 and SW22 upon receipt of the this comparing result, and then closes the switching elements SW12 and SW21. As a result, the integration signal V_s outputs the voltage value expressed by

$$V_s = Q / C_2.$$

This voltage value is input to the comparing circuit 230 to be compared with the reference voltage value V_{REF} . Subsequently, every time when the capacitance value of the variable capacitor section 222 varies, serial digital data is sequentially input to the FILO register 522 from the comparing circuit 230 from most significant bit toward least significant bit and stored therein.

[0089] Afterward, similarly, a feedback loop is constituted by the chain of the integration circuit 220 - the comparing circuit 230 - the capacitance control section 240 - the integration circuit 220. The comparison and the

Japanese Patent Laid-Open Number: Hei 9-51476

capacitance setting are sequentially repeated by this feedback loop, that is, the switching elements SW11 to SW14, and SW21 to SW24 are controlled so as to perform ON/OFF operations. Thus, the capacitance controls as to the capacitance element from the capacitance element C1 to the capacitance element C4 are performed. When the capacitance controls as to the capacitance elements C1 to C4 are completed, the comparing circuit 230 finishes to output the serial digital data from the most significant bit to the least significant bit, and the FILO register 522 completes to receive the data for one pixel for the section including this FILO register 522.

[0090] The processing unit 523 receives the serial digital data from that FILO register 522 in the order of the least significant bit to the most significant bit and the processing unit 523 receives the serial digital data from the FILO register 522 in the adjacent section, in the order of the least significant bit to the most significant bit. Then, after the contour extraction computation, the computation result is output to the horizontal reading-out switch 252 as a parallel digital data signal.

[0091] In the horizontal reading-out section 250, the parallel digital data signal provided from the processing unit 523 is input and the detection signal in response to the light receiving device 120_{1,j}, first selected in the vertical scanning, of each vertical light receiving section

Japanese Patent Laid-Open Number: Hei 9-51476

110_j is sequentially output based on the horizontal scanning signal H_j.

[0092] As a result, since the digital signal is output from the horizontal reading-out switch 252, the imaging apparatus of this embodiment is not influenced by the voltage dividing due to the capacitance of the video signal wiring 400 as in the case of the analog signal. In addition, an external analog-to-digital converter which has been needed will not necessary.

[0093] It should be noted that the vertical scanning signal V₁ is set such that it does not select the light receiving device at the time when the charges stored in the photoelectric conversion element of the light receiving device first selected in the vertical scanning are discharged perfectly.

[0094] When the reading-out operations of the detection signal sequentially performed in accordance with the charge in the light receiving device 120_{1,j}, first selected in the vertical scanning, of the vertical light receiving section 110_j are completed, the reset instruction signal R is rendered to be logical one.

[0095] Next, the reset instruction signal R is rendered again to be logical zero and the capacitance value of the variable capacitor section 222 is rendered to be the initial value C₀. Thereafter, the vertical scanning signal V₂ is output, which renders only the switching element 140 of the

Japanese Patent Laid-Open Number: Hei 9-51476

light receiving device $120_{2,j}$, secondly selected in the vertical scanning, of each vertical light receiving section 110_j to be ON state. When the switching element 140 is rendered to be ON state, the charges which has been stored in the photoelectric conversion element 130 by light receiving are output from the light receiving unit as the current signal.

[0096] Afterward, similar to the case of the light receiving device $120_{1,j}$, first selected in the vertical scanning, of the vertical light receiving section 110_j , the detection signals are sequentially read out, which are in accordance with the charges in the light receiving device $120_{2,j}$, secondly selected in the vertical scanning, of the vertical light receiving section 110_j .

[0097] Subsequently, while sequentially designating the light receiving device $120_{1,j}$ of each vertical light receiving section 110_j , the detection signal in accordance with the charges in the light receiving device $120_{1,j}$ of each vertical light receiving section 110_j is sequentially read out, in the same manner as that in the light receiving device $120_{1,j}$, first selected in the vertical scanning, of each vertical light receiving section 110_j . Thus, the image data input to the light receiving unit is collected.

[0098] It should be noted that also in the third embodiment, the similar modification to the second embodiment will be possible, adopted in the first embodiment.

Japanese Patent Laid-Open Number: Hei 9-51476

[0099] Although the preferred embodiments of the present invention has been described in detail, the present invention is not limited thereto, and various changes, substitution and alternations can be made therein. For example, in the first embodiment, it will be possible to adopt a simple circuit constitution by constituting the horizontal reading-out section only with the switching element 252. However, when the horizontal reading-out section has such constitution, since compensation for the offset value for every horizontal signal processing section is impossible, deterioration in measurement accuracy is expected than in the foregoing embodiments.

[0100]

[Effects of the Invention] As described above, according to the solid-state imaging apparatus of the present invention, the optical detection signal is output from the horizontal reading-out section after converting the signal to digitized one, with a simplified circuit constitution including the charge amplifier, the voltage dividing contingent to the video signal wiring will not substantially affect on accuracy as in the analog signal. The image data of the optical image input to the light receiving unit can be collected with a high accuracy.

[0101] Furthermore, since digitization of the optical detection signal is conducted before horizontal reading-out operation, an analog-to-digital converter to

Japanese Patent Laid-Open Number: Hei 9-51476

be externally mounted is unnecessary so that the apparatus will be simplified.

[BRIEF DESCRIPTION OF THE DRAWINGS]

[Fig. 1] a circuit diagram showing a solid-state imaging apparatus of a first embodiment of the present invention.

[Fig. 2] a circuit diagram showing an integration circuit of the solid-state imaging apparatus of the first embodiment of the present invention.

[Fig. 3] figures for explaining operations of the solid-state imaging apparatus of the first embodiment of the present invention.

[Fig. 4] a circuit diagram showing an integration circuit of a solid-state imaging apparatus of a second embodiment of the present invention.

[Fig. 5] a circuit diagram showing a solid-state imaging apparatus of a third embodiment of the present invention.

[Fig. 6] a circuit diagram showing a conventional solid-state imaging apparatus.


[Description of the reference symbols]

100 - light receiving unit, 110 - vertical light receiving section, 120 - light receiving device, 130 - photoelectric conversion element, 140 - switching element, 200 - signal processing unit, 210 - horizontal signal processing section, 220, 290 - integration circuit, 221 - charge amplifier, 222, 229 - capacitor element, 223 - switching element, 230 - comparing circuit, 240 - capacitance control section, 250


Japanese Patent Laid-Open Number: Hei 9-51476

5 - horizontal reading-out section, 251 - ROM, 252 - switching
element, 300 - timing control unit, 310 - basic timing
section, 320 - vertical shift-register, 330 - horizontal
shift-register, 340 - control signal section, 400 - video
signal wiring, 521 - clamp circuit, 522 - FILO register,
523 - processing unit.


[Fig. 1]




[Fig. 2]




[Fig. 3]




(a)



(b)




(c)




(d)


[Fig. 4]



[Fig. 5]



[Fig. 6]



This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**